This describes a design architecture for an electronic digital computer with subdivisions of a processing unit.